Whiteboard Wednesdays - Verification Deliverables Required for Successful SoC Integration

In this week’s Whiteboard Wednesday, YJ Patil explains the importance of having a complete set of IP verification deliverables to speed SoC integration including: IP-XACT description, reusable testbench and test cases, system-level C tests, and user documentation.

Related

• 

  Cadence Cloud – The Future of Electronic Design

  2018/06/28 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Library Characterization in the Cloud

  2018/06/28 
  • Cadence Design Systems
  • Network/Telecommunication
• 

  What's for Breakfast? July 2-6

  2018/06/28 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Broadcom Uses Conformal ECO for High-Performance Designs

  2018/06/22 
  • Cadence Design Systems
  • Embedded Software Development
• 

  What's for Breakfast? June 25-29

  2018/06/21 
  • Cadence Design Systems
  • Automotive
• 

  What's for Breakfast? June 18th to 22nd

  2018/06/21 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Whiteboard Wednesday - Introduction to ADAS with a Real-Life Example

  2018/06/21 
  • Cadence Design Systems
  • Automotive
• 

  What's for Breakfast? June 11-15

  2018/06/21 
  • Cadence Design Systems
  • Company / Market Trends
• 

  My VisionBoard: Paul Cunningham, Cadence Design Systems

  2018/06/19 
  • Cadence Design Systems
  • Company / Market Trends
• 

  CDNLive EMEA 2018 Highlights

  2018/06/15 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Academic Expert Insights - University of Mississippi

  2018/06/12 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Academic Network Video Challenge - Wayne State University

  2018/06/12 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Academic Expert Insights - Wayne State University

  2018/06/12 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Paul Cunningham Keynote @ CDNLive EMEA 2018

  2018/06/07 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Vinod Kariat Describes Cadence Legato Reliability Solution

  2018/06/07 
  • Cadence Design Systems
  • Automotive
• 

  Whiteboard Wednesdays - The Advantages and Trade-offs of HBM2 and GDDR6

  2018/05/31 
  • Cadence Design Systems
  • Processor/Memory
• 

  PCIe Gen4 Subsystem For Software Development

  2018/05/30 
  • Cadence Design Systems
  • Network/Telecommunication
• 

  Designing High-Reliability Analog and Mixed-Signal ICs for Mission-Critical Applications

  2018/05/23 
  • Cadence Design Systems
  • Measurement / Test
• 

  Joules RTL Power Solution

  2018/05/23 
  • Cadence Design Systems
  • Power Supply
• 

  Minima Processor uses Cadence Tensilica HiFi Mini for 40 nm low-power process

  2018/05/22 
  • Cadence Design Systems
  • Company / Market Trends