Customers Receive a First Look at How OpenCL can Simplify FPGA Development

 

Hong Kong, August 29, 2012—Altera Corporation (Nasdaq: ALTR) today announced its OpenCL (Open Computing Language) for FPGAs Early Access Program (EAP), enabling customers to get a first look at Altera’s OpenCL for FPGA solution. Leveraging the open standard dramatically simplifies FPGA development by enabling teams to design their systems and algorithms in a high-level C-based framework when targeting FPGAs. As part of the EAP program, customers will be able to preview Altera’s OpenCL solution and receive access to an OpenCL for FPGA training course, collateral and technical demonstrations.

 

OpenCL is an open standard for writing programs that execute across heterogeneous platforms, including CPUs, GPUs and FPGAs. OpenCL provides customers a significant time-to-market advantage compared to traditional FPGA development flows that require the user to design in a lower-level HDL (hardware description language). Customers joining the EAP program will see how OpenCL can simplify many of the time-consuming details of hardware design by allowing users to operate in a C-based environment and automatically generate the FPGA implementation.

 

In addition to simplifying FPGA development, EAP customers will also discover how using an OpenCL in an FPGA implementation provides dramatic system performance advantages. Combining an inherently parallel language with the massively parallel performance capabilities of FPGAs delivers significantly higher performance compared to alternate hardware architectures.

 

“There has been a tremendous amount of excitement from designers interested in integrating an OpenCL development flow with FPGAs. With very positive results from initial customers we are pleased to be able to give more customers early access to preview the solution,” said Jeff Waters, senior vice president and GM of Altera’s Military,Industrial and Computing division. “OpenCL enables a broad segment of designers in a variety of end markets including high performance computing, military, medical and broadcast to dramatically increase the performance of their end systems using the latest generation of FPGAs and a highly productive development flow.”

 

Altera is currently engaged with a variety of customers to implement designs in FPGAs using an OpenCL flow. These customers have seen the productivity and performance benefits that can be achieved using OpenCL for FPGA development.

 

Koumei Tomida, Manager, Controller Platform Development V, Controller Development Group, at Fuji Xerox commented, “Using an OpenCL flow for FPGAs is intriguing as it gives us access to the latest generation of high-performance FPGAs, while providing us a significant reduction in time to market. Based on our initial use of Altera’s OpenCL tool, we have been able to quickly and easily optimize our OpenCL kernels to target Altera FPGAs for higher performance and seamlessly integrate our design into the high-performance fabric of an FPGA.”

 

OpenCL for Altera FPGAs Training Now Available
Altera has partnered with Acceleware, the industry leader in OpenCL and parallel programming training, to offer a course titled “OpenCL for Altera FPGAs” which provides detailed training on the OpenCL language and how to use it with Altera FPGAs. The course is available for OpenCL EAP customers only and will be held in a variety of regions. Contact your local Altera sales representative to schedule a training session.

 

Joining the OpenCL for FPGA Early Access Program
Customers who join the OpenCL EAP will receive the latest information from Altera representatives on the OpenCL tool and how it works. Customers will also receive early access to product documentation and periodic information from Altera about the OpenCL program. To join, contact your local Altera sales representative.

 

About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com. Follow Altera via Facebook, RSS and Twitter.

 

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. OpenCL and the OpenCL logo are trademarks of Apple Inc. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/legal.

Companies Website:
http://components-asiapac.arrow.com/en/new_product/4879/

Altera News Release

• Altera Receives Global FPGA Technology Innovation Leadership Award From Frost & Sullivan

  2015/12/16Altera  Logic/PLD

• Altera’s New Quartus Prime Design Software Extends Leadership in Design Performance and Productivity

  2015/12/16Altera  Company / Market Trends

• Altera | The Altera SoC Developers Forum (ASDF) Is Coming

  2015/11/19Altera  Company / Market Trends

• Altera Partners with Intrinsic-ID to Develop World’s Most Secure High-end FPGA　

  2015/11/19Altera  Logic/PLD

• Altera Launches Worldwide SoC FPGA Developers Forums

  2015/10/14Altera  Logic/PLD

Related News Release

• Toshiba Releases 100V N-Channel Power MOSFET That Supports Miniaturization of Power Supply Circuits

  2023/06/30  Toshiba  Logic/PLD

• Commutation Encoder Supports 9 mm to 15.875 mm BLDC Motor Shafts

  2020/03/05  Same Sky (formerly CUI Devices)  Logic/PLD

• Toshiba’s “Easy Prototyping” Solution for Custom SoC Development Platform Reduces Need for Customer’s Own Design Resources

  2016/09/13  Toshiba  Logic/PLD

• Microsemi's SmartFusion2 SoC FPGAs Successfully Adopted by Extreme Engineering Solutions, Enabling Company to Provide Advanced Security Features

  2016/03/18  Microsemi  Logic/PLD

• Microsemi Announces New Secured FPGA Production Programming Solution to Prevent Overbuilding, Cloning, Reverse Engineering, Malware Insertion and Other Security Threats

  2016/03/16  Microsemi  Logic/PLD