Basic Static Timing Analysis: Setting Timing Constraints

- Set design-level constraints ​ - Set environmental constraints ​ - Set the wire-load models for net delay calculation ​ - Constrain a clock for slew, latency, and uncertainty ​ - Analyze a timing report for clock latency ​ - Set the generated, gated, and virtual clocks in a design ​ - Set the input and output constraints relative to the clock​ - Set multicycle paths ​ - Identify and set false paths ​ - Disable timing arcs ​ - Apply case analysis ​ - Constrain paths by setting delay limits To read more about the course, please go to: https://www.cadence.com/content/caden... For more information about our courses, visit: http://www.cadence.com/training For general Product Support, visit http://www.support.cadence.com Find more great content from Cadence: Subscribe to our YouTube channel: https://www.youtube.com/channel/UC5qq... Connect with Cadence: Website: http://www.cadence.com Facebook: https://www.facebook.com/CadenceDesign LinkedIn: https://www.linkedin.com/company/cade... Twitter: https://twitter.com/Cadence About Cadence Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work, and play. Cadence software, hardware, and IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial, and other market segments. Cadence is listed as one of Fortune Magazine's 100 Best Companies to Work For.

Als nächstes

• 

  Cadence Cloud – The Future of Electronic Design

  2018/06/28 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Library Characterization in the Cloud

  2018/06/28 
  • Cadence Design Systems
  • Network/Telecommunication
• 

  Broadcom Uses Conformal ECO for High-Performance Designs

  2018/06/22 
  • Cadence Design Systems
  • Embedded Software Development
• 

  Whiteboard Wednesday - Introduction to ADAS with a Real-Life Example

  2018/06/21 
  • Cadence Design Systems
  • Automotive
• 

  What's for Breakfast? June 25-29

  2018/06/21 
  • Cadence Design Systems
  • Automotive
• 

  What's for Breakfast? June 18th to 22nd

  2018/06/21 
  • Cadence Design Systems
  • Company / Market Trends
• 

  What's for Breakfast? June 11-15

  2018/06/21 
  • Cadence Design Systems
  • Company / Market Trends
• 

  My VisionBoard: Paul Cunningham, Cadence Design Systems

  2018/06/19 
  • Cadence Design Systems
  • Company / Market Trends
• 

  CDNLive EMEA 2018 Highlights

  2018/06/15 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Academic Expert Insights - University of Mississippi

  2018/06/12 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Academic Network Video Challenge - Wayne State University

  2018/06/12 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Academic Expert Insights - Wayne State University

  2018/06/12 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Paul Cunningham Keynote @ CDNLive EMEA 2018

  2018/06/07 
  • Cadence Design Systems
  • Company / Market Trends
• 

  Whiteboard Wednesdays - Verification Deliverables Required for Successful SoC Integration

  2018/06/07 
  • Cadence Design Systems
  • IoT
• 

  Vinod Kariat Describes Cadence Legato Reliability Solution

  2018/06/07 
  • Cadence Design Systems
  • Automotive
• 

  Whiteboard Wednesdays - The Advantages and Trade-offs of HBM2 and GDDR6

  2018/05/31 
  • Cadence Design Systems
  • Processor/Memory
• 

  PCIe Gen4 Subsystem For Software Development

  2018/05/30 
  • Cadence Design Systems
  • Network/Telecommunication
• 

  Designing High-Reliability Analog and Mixed-Signal ICs for Mission-Critical Applications

  2018/05/23 
  • Cadence Design Systems
  • Measurement / Test
• 

  Joules RTL Power Solution

  2018/05/23 
  • Cadence Design Systems
  • Power Supply
• 

  Minima Processor uses Cadence Tensilica HiFi Mini for 40 nm low-power process

  2018/05/22 
  • Cadence Design Systems
  • Company / Market Trends