Chip One Stop - Shopping Site for Electronic Components and Semiconductors
Menu
Hong Kong
Change
English
SELECT YOUR LANGUAGE
USD
SELECT YOUR CURRENCY FOR DISPLAY
About Preferential Rank / Discount

Current price of Item(s) have been applied below.
 


・Preferential Rank and Discount rate will be applied according to your usage of our web service.
・Discount is only applicable to orders from chip1stop web site.
・Discounts may not be applicable to all products and may be subject to MOQ.
・Please contact your representative for details of Preferential Rank.
・No other coupons may be used in conjunction with this discount.

Videos

Building RTL Workloads for the Acceleration Stack for Intel® Xeon® CPU with FPGAs

Altera
The Acceleration Stack for Intel Xeon CPU with FPGAs is a robust collection of software, firmware, and tools intended to make it easier to develop and deploy Intel FPGAs for workload optimization in the data center. In this training, we will discuss how to develop an Accelerator Function Unit (AFU) for the FPGA using traditional RTL development and debug methods, and how to interact with it from the Acceleration Stack software using the Open Programmable Acceleration Engine (OPAE).
Search Product

Related